

UK Patent Application GB 2 269 050 A

(43) Date of A Publication 26.01.1994

(21) Application No 9315031.6

(22) Date of Filing 20.07.1993

(30) Priority Data

(31) 04193986

(32) 21.07.1992

(33) JP

(51) INT CL⁵

H01L 29/06 // H01L 29/78

(52) UK CL (Edition M)

H1K K1AA9 K1CA K2S2D K2S20 K9B1 K9B1A K9B4A
K9B4X K9C2 K9D1 K9E K9N3 K9R2

(56) Documents Cited

None

(58) Field of Search

UK CL (Edition L) H1K KAAK KGCC KGKWC KGP KKA
INT CL⁵ H01L

(71) Applicant(s)

Mitsubishi Denki Kabushiki Kaisha

(Incorporated in Japan)

2-3 Marunouchi 2-chome, Chiyoda-ku, Tokyo 100,
Japan

(72) Inventor(s)

Masana Harada

Katsuhiro Tsukamoto

(74) Agent and/or Address for Service


Marks & Clerk

57-60 Lincoln's Inn Fields, LONDON, WC2A 3LS,
United Kingdom

(54) Semiconductor device and method of fabricating same

(57) There is disclosed a semiconductor device comprising a plurality of P well regions (4) and a P well region (41) insulated from each other by a plurality of trench isolating layers (10) formed regularly in predetermined spaced relation with each other and having the same depth. At least part of the outermost P well region (41) isolatedly formed externally of an outermost trench isolating layer (10A) is made deeper than the inner P well regions (4). This provides for the alleviation of the electric field concentration generated in the bottom edge of the outermost isolating layer of trench structure, thereby achieving the semiconductor device having an improved device breakdown voltage. The semiconductor device is a MOSFET or an IGBT.


FIG. 1



GB 2 269 050 A


1/29

FIG. 1




2/29

FIG. 2




3/29

FIG. 3




4/29

FIG. 4




5/29

FIG. 5




6/29

FIG. 6




7/29

FIG. 7




8/29

FIG. 8




9/29

FIG. 9



10/29

FIG. 10



11/29

FIG. 11






FIG. 12




13/29

FIG. 13




14/29

FIG. 14




15/29

FIG. 15




16/29

FIG. 16




17/29

FIG. 17




18/29

FIG. 18




19/29

FIG. 19




20/29

FIG. 20




21/29

FIG. 21




22/29

FIG. 22




23/29

FIG. 23




24/29

FIG. 24




25/29

FIG. 25



26/29

FIG. 26



27/29

FIG. 27






FIG. 28



29/29

FIG. 29



TITLE OF THE INVENTION

Semiconductor Device and Method of Fabricating Same

BACKGROUND OF THE INVENTION

5 Field of the Invention

The present invention relates to semiconductor devices including trenches formed through a PN junction and, more particularly, to a MOSFET, an IGBT and the like having trench MOS gates.

10 Description of the Background Art

Fig. 25 is a cross-sectional view of a conventional IGBT of trench MOS structure. As shown in Fig. 25, an N epitaxial layer 2 is formed on a P⁺ substrate 1, and an N⁻ epitaxial layer 3 is formed on the N epitaxial layer 2. On the N⁻ epitaxial layer 3, a plurality of P well regions 4 are formed which are insulated from each other by trench isolating layers 10 each including gate polysilicon 7 and an oxide film 6 therearound. An N⁺ emitter region 5 is formed in the surface of each P well region 4. An emitter electrode 8 is formed over the P well regions 4, the N⁺ emitter regions 5 and the trench isolating layers 10. A collector electrode 9 is formed on the lower surface of the P⁺ substrate 1.

In the IGBT having such arrangement, when a driving voltage of not less than a threshold voltage is applied to the gate polysilicon 7, with the emitter electrode 8 grounded and a predetermined positive voltage applied to the collector electrode 9 as shown in Fig. 26, channels are formed in the P well regions 4 along the side walls of the gate polysilicon 7. Current flows through

the channels, so that the IGBT turns on.

When the driving voltage applied to the gate polysilicon 7 is not more than the threshold voltage, the channels disappear, so that the IGBT turns off. In the off state, a collector voltage is maintained by a depletion layer extending toward 5 the N⁻ epitaxial layer 3 from a PN junction J biased in the reverse direction at the interface of the P well regions 4 and the N⁻ epitaxial layer 3.

The conventional IGBT of trench MOS structure has the above-mentioned arrangement. An outermost P well region 4A insulatedly formed on the outside of the outermost of the plurality of trench isolating layers 10 for insulating the 10 P well regions 4 is as deep as the other P well regions 4.

This causes the greatest electric field concentration in a bottom edge adjacent region R1 of the outermost trench isolating layer 10 which lies in the depletion layer extending from the PN junction J maintaining the collector voltage, as shown in Fig. 26, when the IGBT is off.

15 Fig. 27 shows a potential distribution (F1) about the bottom edge of the outermost trench isolating layer and a potential distribution (F2) about the bottom edge of another trench isolating layer when the IGBT is off. Fig. 28 shows an electric field distribution (F3) about the bottom edge of the outermost trench isolating layer and an electric field distribution (F4) about the bottom 20 edge of another trench isolating layer when the IGBT is off. It is apparent from Figs. 27 and 28 that the electric field concentration generated about the bottom edge of the outermost trench isolating layer is much greater than that generated about the bottom edge of the other trench isolating layers.

The semiconductor device including the trench structure that separates the 25 PN junction such as an IGBT of trench MOS structure presents a problem in

that, since the electric field concentration about the bottom edge of the outermost trench structure is much greater than that of the other regions when the PN junction is biased in the reverse direction, a device breakdown voltage is lowered which is the breakdown voltage at the PN junction of the 5 semiconductor device.

SUMMARY OF THE INVENTION

According to the present invention, a semiconductor device comprises: a first semiconductor layer of a first conductivity type having first and second 10 major surfaces; a second semiconductor layer of a second conductivity type formed on the first major surface of the first semiconductor layer; and a plurality of spaced isolating layers each selectively formed through the second semiconductor layer and having the same depth, the plurality of isolating layers separating the second semiconductor layer into a plurality of divided 15 semiconductor regions insulated from each other, the plurality of divided semiconductor regions including an outermost divided semiconductor region located outermost thereof, the outermost divided semiconductor region being deeper than the other divided semiconductor regions.

In accordance with the semiconductor device of the present invention, the 20 outermost divided semiconductor region located outermost of the plurality of divided semiconductor regions is deeper than the other divided semiconductor regions.

The position of the PN junction formed at the interface between the outermost divided semiconductor region and the first semiconductor layer is 25 closer to the deepest portion of the isolating layers than the position of the PN

junction formed at the interface between the other divided semiconductor regions and the first semiconductor layer or is deeper than the deepest portion of the isolating layers. When the PN junction at the interface between the first semiconductor layer and the divided semiconductor regions is biased in the 5 reverse direction, the electric field concentration is alleviated which is generated about the bottom edge of the outermost isolating layer adjacent the outermost divided semiconductor region.

As a result, a device breakdown voltage is improved which is the breakdown voltage of the PN junction formed at the interface of the first 10 semiconductor layer and the divided semiconductor regions of the semiconductor device in which the electric field concentration is alleviated.

In another aspect of the present invention, a semiconductor device comprises: a first semiconductor layer of a first conductivity type having first and second major surfaces; a second semiconductor layer of a second conductivity type formed on the first major surface of the first semiconductor 15 layer; and a plurality of spaced isolating layers having the same depth and including a predetermined outermost isolating layer, the isolating layers being selectively formed such that the predetermined outermost isolating layer does not extend through the second semiconductor layer and the other isolating layers 20 extend through the second semiconductor layer, the plurality of isolating layers except the predetermined outermost isolating layer separating the second semiconductor layer into a plurality of divided semiconductor regions insulated from each other, the plurality of divided semiconductor regions including an outermost divided semiconductor region located outermost thereof, the outermost 25 divided semiconductor region having a depth which does not permit the

predetermined outermost isolating layer provided therein to extend therethrough.

In accordance with the semiconductor device of the present invention, the outermost semiconductor region located outermost of the plurality of divided semiconductor regions is formed so as to completely cover the predetermined 5 outermost isolating layer. Thus when the PN junction at the interface between the first semiconductor layer and the divided semiconductor regions is biased in the reverse direction, no electric field concentration is generated in the predetermined isolating layer covered with the outermost divided semiconductor region.

10 As a result, the device breakdown voltage is improved which is the breakdown voltage of the PN junction formed at the interface between the first semiconductor layer and the divided semiconductor regions of the semiconductor device.

In still another aspect of the present invention, a semiconductor device 15 comprises: a first semiconductor layer of a first conductivity type having first and second major surfaces; a second semiconductor layer of a second conductivity type formed on the first major surface of the first semiconductor layer; and a plurality of spaced isolating layers each selectively formed through the second semiconductor layer and having the same depth, the plurality of 20 isolating layers being spaced a first distance apart from each other and separating the second semiconductor layer into a plurality of divided semiconductor regions insulated from each other, the plurality of divided semiconductor regions including an outermost divided semiconductor region located outermost thereof, the plurality of isolating layers including an outermost 25 isolating layer adjacent to the outermost divided semiconductor region, the

outermost divided semiconductor region including a first region extending outwardly from a position spaced a second distance apart from the outermost isolating layer, the second distance being shorter than the first distance, the first region of the outermost divided semiconductor region being deeper than the
5 other divided semiconductor regions.

In accordance with the semiconductor device of the present invention, the outermost divided semiconductor region in the first region spaced the second distance, which is shorter than the first distance between adjacent isolating layers, apart from the outermost isolating layer adjacent thereto is deeper than
10 the other divided semiconductor regions.

The position of the PN junction formed at the interface between the outermost divided semiconductor region in the first region and the first semiconductor layer is closer to the deepest portion of the isolating layers than the position of the PN junction formed at the interface between the other
15 divided semiconductor regions and the first semiconductor layer or is deeper than the deepest portion of the isolating layers. When the PN junction at the interface between the first semiconductor layer and the divided semiconductor regions is biased in the reverse direction, the electric field concentration is alleviated which is generated about the bottom edge of the outermost isolating
20 layer adjacent the outermost divided semiconductor region. As a result, the device breakdown voltage is improved which is the breakdown voltage of the PN junction formed at the interface between the first semiconductor layer and the divided semiconductor regions of the semiconductor device.

The present invention is also intended for a method of fabricating a
25 semiconductor device. According to the present invention, the method comprises

the steps of: (a) providing a first semiconductor layer of a first conductivity type having first and second major surfaces; (b) forming a second semiconductor layer of a second conductivity type on the first major surface of the first semiconductor layer, the second semiconductor layer including a first internal 5 partial region having a first depth and a second partial region external to the first partial region having a second depth, the second depth being more than the first depth; and (c) selectively forming a plurality of spaced isolating layers through the second semiconductor layer, the plurality of isolating layers having the same depth and separating the second semiconductor layer into a plurality 10 of divided semiconductor regions insulated from each other, the plurality of divided semiconductor regions including an outermost divided semiconductor region located outermost thereof, the depth of the outermost divided semiconductor region being set to the second depth, the depth of the other divided semiconductor regions being set to the first depth.

15 In accordance with a semiconductor device fabricated by the method of the present invention, the outermost divided semiconductor region located outermost of the plurality of divided semiconductor regions is deeper than the other divided semiconductor regions.

20 The position of the PN junction formed at the interface between the outermost divided semiconductor region and the first semiconductor layer is closer to the deepest portion of the isolating layers than the position of the PN junction formed at the interface between the other divided semiconductor regions and the first semiconductor layer or is deeper than the deepest portion of the isolating layers. When the PN junction at the interface between the first 25 semiconductor layer and the divided semiconductor regions is biased in the

reverse direction, the electric field concentration is alleviated which is generated about the bottom edge of the outermost isolating layer adjacent the outermost divided semiconductor region.

As a result, a device breakdown voltage is improved which is the
5 breakdown voltage of the PN junction formed at the interface of the first semiconductor layer and the divided semiconductor regions of the semiconductor device in which the electric field concentration is alleviated.

In another aspect of the present invention, a method of fabricating a semiconductor device comprises the steps of: providing a first semiconductor
10 layer of a first conductivity type having first and second major surfaces; forming a second semiconductor layer of a second conductivity type on the first major surface of the first semiconductor layer, the second semiconductor layer including a first internal partial region having a first depth and a second partial region external to the first partial region having a second depth, the second
15 depth being more than the first depth; and selectively forming a plurality of spaced isolating layers having the same depth such that some of the isolating layers extend through the first partial region of the second semiconductor layer and the others do not extend through the second partial region thereof, the isolating layers extending through the first partial region separating the second
20 semiconductor layer into a plurality of divided semiconductor regions insulated from each other.

In accordance with a semiconductor device fabricated by the method of the present invention, the outermost semiconductor region located outermost of the plurality of divided semiconductor regions is formed so as to completely cover
25 the predetermined outermost isolating layer. Thus when the PN junction at the

interface between the first semiconductor layer and the divided semiconductor regions is biased in the reverse direction, no electric field concentration is generated in the predetermined isolating layer covered with the outermost divided semiconductor region.

5 As a result, the device breakdown voltage is improved which is the breakdown voltage of the PN junction formed at the interface between the first semiconductor layer and the divided semiconductor regions of the semiconductor device.

In still another aspect of the present invention, a method of fabricating a
10 semiconductor device comprises the steps of: providing a first semiconductor layer of a first conductivity type having first and second major surfaces; forming a second semiconductor layer of a second conductivity type on the first major surface of the first semiconductor layer, the second semiconductor layer including a first internal partial region having a first depth and a second partial region external to the first partial region having a second depth, the second depth being more than the first depth; and selectively forming a plurality of spaced isolating layers of the same depth through the second semiconductor layer, the plurality of isolating layers being spaced a first distance apart from each other, the plurality of isolating layers separating the second semiconductor
15 layer into a plurality of divided semiconductor regions insulated from each other, the plurality of divided semiconductor regions including an outermost divided semiconductor region located outermost thereof, the plurality of isolating layers including an outermost isolating layer adjacent to the outermost divided semiconductor region, the outermost divided semiconductor region including a
20 first region extending outwardly from a position spaced a second distance apart
25

from the outermost isolating layer and a second region extending inwardly therefrom, the second distance being shorter than the first distance, the first region of the outermost divided semiconductor region being of the second depth, the second region of the outermost divided semiconductor region being of the 5 first depth.

In accordance with a semiconductor device fabricated by the method of the present invention, the outermost divided semiconductor region in the first region spaced the second distance, which is shorter than the first distance between adjacent isolating layers, apart from the outermost isolating layer adjacent thereto 10 is deeper than the other divided semiconductor regions.

The position of the PN junction formed at the interface between the outermost divided semiconductor region in the first region and the first semiconductor layer is closer to the deepest portion of the isolating layers than the position of the PN junction formed at the interface between the other 15 divided semiconductor regions and the first semiconductor layer or is deeper than the deepest portion of the isolating layers. When the PN junction at the interface between the first semiconductor layer and the divided semiconductor regions is biased in the reverse direction, the electric field concentration is alleviated which is generated about the bottom edge of the outermost isolating 20 layer adjacent the outermost divided semiconductor region. As a result, the device breakdown voltage is improved which is the breakdown voltage of the PN junction formed at the interface between the first semiconductor layer and the divided semiconductor regions of the semiconductor device.

An object of the present invention is to provide a semiconductor device 25 which is capable of alleviating electric field concentration about the bottom edge

of the outermost one of a plurality of trench structures for isolating the PN junction to achieve an improvement in device breakdown voltage, and a method of fabricating the same.

These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

10 Fig. 1 is a cross-sectional view of a first mode of an IGBT of a first preferred embodiment according to the present invention;

Fig. 2 illustrates a potential distribution of the first mode of the IGBT of the first preferred embodiment when it is off;

15 Fig. 3 is a cross-sectional view of a second mode of the IGBT of the first preferred embodiment according to the present invention;

Fig. 4 illustrates a potential distribution of the second mode of the IGBT of the first preferred embodiment when it is off;

Fig. 5 is a cross-sectional view of a third mode of the IGBT of the first preferred embodiment according to the present invention;

20 Fig. 6 illustrates a potential distribution of the third mode of the IGBT of the first preferred embodiment when it is off;

Fig. 7 is a cross-sectional view of the IGBT of a second preferred embodiment according to the present invention;

25 Fig. 8 illustrates a potential distribution of the IGBT of the second preferred embodiment when it is off;

Fig. 9 is a cross-sectional view of the IGBT of a third preferred embodiment according to the present invention;

Fig. 10 illustrates a potential distribution of the IGBT of the third preferred embodiment when it is off;

5 Fig. 11 is a cross-sectional view of the IGBT of a fourth preferred embodiment according to the present invention;

Fig. 12 illustrates a potential distribution of the IGBT of the fourth preferred embodiment when it is off;

10 Figs. 13 to 19 are cross-sectional views showing a method of fabricating the IGBT of the first to third preferred embodiments;

Figs. 20 to 23 are plan views showing the method of fabricating the IGBT of the first to third preferred embodiments;

Fig. 24 is a cross-sectional view showing the basic structure of the present invention;

15 Fig. 25 is a cross-sectional view of a conventional IGBT;

Fig. 26 illustrates a potential distribution of the conventional IGBT when it is off;

Fig. 27 is a graph showing a simulation result of the potential distribution of the conventional IGBT when it is off;

20 Fig. 28 is a graph showing a simulation result of an electric field distribution of the conventional IGBT when it is off; and

Fig. 29 is a cross-sectional view of a MOSFET having a trench MOS gate to which the present invention is applied.

25 DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 is a cross-sectional view of an IGBT of trench MOS gate structure of a first mode of a first preferred embodiment according to the present invention. Referring to Fig. 1, an N epitaxial layer 2 is formed on a P⁺ substrate 1, and an N⁻ epitaxial layer 3 is formed on the N epitaxial layer 2. 5 On the N⁻ epitaxial layer 3, a plurality of P well regions 4 and a P well region 41 are formed which are insulated from each other by a plurality of trench isolating layers 10 each including gate polysilicon 7 and an oxide film 6 therearound.

The trench isolating layers 10 are formed regularly in predetermined spaced 10 relation with each other, and have the same depth. An N⁺ emitter region 5 is formed in the surface of each P well region 4, 41. An emitter electrode 8 is formed over the P well regions 4 and 41, the N⁺ emitter regions 5 and the trench isolating layers 10. A collector electrode 9 is formed on the lower surface of the P⁺ substrate 1.

15 The outermost P well region 41 adjacent the outermost trench isolating layer 10A is made as deep as the trench isolating layers 10, so that it is deeper than the P well regions 4 other than the outermost P well region 41.

In the IGBT having such arrangement, when a driving voltage of not less than a threshold voltage is applied to the gate polysilicon 7, with the emitter 20 electrode 8 grounded and a predetermined positive voltage applied to the collector electrode 9 as shown in Fig. 2, channels are formed in the P well regions 4 along the side walls of the gate polysilicon 7. Current flows through the channels, so that the IGBT turns on.

When the driving voltage applied to the gate polysilicon 7 is not more than 25 the threshold voltage, with a power supply voltage applied across the emitter

electrode 8 and the collector electrode 9 such that the collector electrode 9 is positive, the IGBT then turns off.

When the IGBT is off, a great part of a depletion layer extends toward the N⁻ epitaxial layer 3 from a PN junction J1 biased in the reverse direction to maintain a collector voltage. A potential distribution at this time is shown in Fig. 2, in which the electric field concentration in a bottom edge adjacent region RA1 of the outermost trench isolating layer 10A becomes gentle and largely alleviated as compared with the electric field concentration in the bottom edge adjacent region R1 of the outermost trench isolating layer 10 of the prior art shown in Fig. 26.

This provides little difference between the electric field generated in the bottom edge adjacent region RA1 of the outermost trench isolating layer 10A and the electric field generated in the bottom edge adjacent regions of the other trench isolating layers. A device breakdown voltage that is the breakdown voltage of the PN junction of the IGBT itself is not determined by the electric field generated in the bottom edge adjacent region RA1 of the outermost trench isolating layer 10A, so that the device breakdown voltage of the IGBT is improved.

Fig. 3 is a cross-sectional view of a second mode of the IGBT of the first preferred embodiment according to the present invention. Referring to Fig. 3, the depth of an outermost P well region 41' is more than that of the other P well regions 4 and is less than that of the trench isolating layers 10 (the gate polysilicon 7 and the oxide films 6). The other arrangements of the IGBT of the second mode are identical with those of the IGBT of the first mode in the first preferred embodiment, and the description thereof will be omitted herein.

Fig. 4 shows a potential distribution of the IGBT of Fig. 3 when it is off. The electric field concentration in a bottom edge adjacent region RA1' of the outermost trench isolating layer 10A becomes gentle and largely alleviated as compared with the electric field concentration in the bottom edge adjacent region 5 R1 of the outermost trench isolating layer 10 of the prior art shown in Fig. 26.

The second mode provides the same effect as the first mode. It is, however, apparent from the comparison between Figs. 2 and 4 that the first mode provides a more remarkable degree of electric field concentration alleviation than the second mode. It will therefore be appreciated that the first 10 mode is more excellent than the second mode.

Fig. 5 is a cross-sectional view of a third mode of the IGBT of the first preferred embodiment. Referring to Fig. 5, the depth of an outermost P well region 41" is more than that of the trench isolating layers 10. The other arrangements of the IGBT of the third mode are identical with those of the 15 IGBT of the first mode, and the description thereof will be omitted herein.

Fig. 6 shows a potential distribution of the IGBT of Fig. 5 when it is off. No electric field concentration is generated in the bottom edge adjacent region of the outermost trench isolating layer 10A. A slight electric field concentration is generated in a bottom edge adjacent region RA1" of a PN junction J1" of the 20 outermost P well region 41". The electric field concentration in the region RA1" is however relatively gentle and largely alleviated as compared with the electric field concentration in the bottom edge adjacent region R1 of the outermost trench isolating layer 10 of the prior art shown in Fig. 26.

The third mode also provides the same effect as the first mode. It is, 25 however, apparent from the comparison between Figs. 2 and 6 that the degree

of electric field concentration alleviation in the region RA1 of the first mode is more remarkable than that in the region RA1" of the third mode. It will therefore be appreciated that the first mode is more excellent than the third mode. In addition, the P well region 41, if made too deep, causes the N-
5 epitaxial layer 3 to be accordingly thin, which might lower the breakdown voltage of the PN junction. It may be said that the first mode is more excellent than the third mode in this respect.

Fig. 7 is a cross-sectional view of the IGBT of trench MOS gate structure of a second preferred embodiment according to the present invention. As shown
10 in Fig. 7, the N epitaxial layer 2 is formed on the surface of the P⁺ substrate 1, and the N- epitaxial layer 3 is formed on the N epitaxial layer 2. On the N- epitaxial layer 3, the plurality of P well regions 4 and a P well region 42 are formed which are insulated from each other by the plurality of trench isolating layers 10 each including the gate polysilicon 7 and the oxide film 6
15 therearound.

The trench isolating layers 10 are formed regularly in predetermined spaced relation with each other, and have the same depth. The N⁺ emitter region 5 is formed in the surface of each P well region 4, 42. The emitter electrode 8 is formed over the P well regions 4 and 42, the N⁺ emitter regions 5 and the
20 trench isolating layers 10. The collector electrode 9 is formed on the lower surface of the P⁺ substrate 1.

The P well region 42 covers the outermost trench isolating layer 10A, and has a predetermined depth. The P well region 42, in a region extending outwardly from the outermost trench isolating layer 10A (in the direction of a
25 region in which no trench isolating layer 10 is formed), has the predetermined

depth, which is constantly greater than the depth of the trench isolating layers 10.

The IGBT of the second preferred embodiment, in which no channels are formed in the surface of the P well regions 4 along the side walls of the gate 5 polysilicon 7 in the outermost trench isolating layer 10A, does not perform the MOS operation. There may be provided two or more outermost trench isolating layers 10 which are covered with the P well region 42. However, increasing the number of gate polysilicons which do not perform the MOS operation more than necessary interferes with the on-operation of the IGBT. Thus the number 10 of trench isolating layers 10 covered with the P well region 42 is preferably smaller.

In the IGBT having such arrangement, the power supply voltage is applied across the emitter electrode 8 and the collector electrode 9 such that the collector electrode is positive, as shown in Fig. 8. In this state, when the 15 driving voltage applied to the gate polysilicon is not more than the threshold voltage, the IGBT turns off.

When the IGBT is off, a great part of the depletion layer extends toward the N⁻ epitaxial layer 3 from a PN junction J2 biased in the reverse direction to maintain the collector voltage. Since the outermost trench isolating layer 10A 20 is entirely covered with the P well region 42, no electric field concentration is generated in a bottom edge adjacent region RA2 of the outermost trench isolating layer 10A as shown in Fig. 8.

Thus there is no electric field concentration generated in the bottom edge adjacent region RA2 of the outermost trench isolating layer 10A, and the device 25 breakdown voltage that is the breakdown voltage of the PN junction of the

IGBT is not determined by the electric field generated in the bottom edge adjacent region RA2 of the outermost trench isolating layer 10A, so that the device breakdown voltage of the IGBT is improved. Although a slight electric field concentration is generated in a region RA2' adjacent a step portion 12 in 5 the P well region 42, the electric field concentration may be limited to a level which does not allow the device breakdown voltage of the IGBT to be lowered by minimizing a difference in depth between the P well regions 42 and 4.

The P well region 42, if made too deep, causes the N⁻ epitaxial layer 3 to be accordingly thin, which might lower the breakdown voltage of the PN 10 junction. In this respect, the P well region 42 preferably has a minimum depth which permits it to entirely cover the trench isolating layer 10.

Fig. 9 is a cross-sectional view of the IGBT of trench MOS gate structure of a third preferred embodiment according to the present invention. As shown in Fig. 9; the N epitaxial layer 2 is formed on the surface of the P⁺ substrate 1, and the N⁻ epitaxial layer 3 is formed on the N epitaxial layer 2. On the N⁻ epitaxial layer 3, the plurality of P well regions 4 and a P well region 43 15 are formed which are insulated from each other by the trench isolating layers 10 each including the gate polysilicon 7 and the oxide film 6 therearound.

The trench isolating layers 10 are regularly spaced a predetermined distance 20 DD apart from each other and have the same depth. The N⁺ emitter region 5 is formed in the surface of each P well region 4, 43. The emitter electrode 8 is formed over the P well regions 4 and 43, the N⁺ emitter regions 5 and the trench isolating layers 10. The collector electrode 9 is formed on the lower surface of the P⁺ substrate 1.

25 The outermost P well region 43 formed outside the outermost trench

isolating layer 10A has two regions: a region within a distance L (<DD) from the outer trench isolating layer 10A which is as deep as the P well regions 4; and a region over the distance L away from the gate polysilicon 7 which is as deep as the trench isolating layers 10.

5 As above described, the distance L between the deeper region of the outermost P well region 43 and the outermost trench isolating layer 10A is not longer than the distance (trench-to-trench distance) DD between adjacent trench isolating layers 10. This is done to avoid the problem that, if the distance L is longer than the trench-to-trench distance DD, the degree of electric field 10 concentration in the bottom edge of the outermost trench isolating layer 10A grows higher than that in the bottom edge of the other trench isolating layers 10 for the same reason as the prior art, so that the device breakdown voltage of the IGBT is determined by the electric field in the bottom edge of the outermost trench isolating layer 10A.

15 In the IGBT having such arrangement, the power supply voltage is applied across the emitter electrode 8 and the collector electrode 9 such that the collector electrode 9 is positive, as shown in Fig. 10. In this state, when the driving voltage applied to the gate polysilicon 7 is not more than the threshold voltage, the IGBT turns off.

20 When the IGBT is off, a great part of the depletion layer extends toward the N⁻ epitaxial layer 3 from a PN junction J3 biased in the reverse direction to maintain the collector voltage. A potential distribution at this time is shown in Fig. 10, in which the electric field concentration in a bottom edge adjacent region RA3 of the outermost trench isolating layer 10 is alleviated to the same 25 degree as that in the bottom edge adjacent regions of the other trench isolating

layers 10.

Similarly to the first and second preferred embodiments, there is little difference between the electric field generated in the bottom edge adjacent region RA3 of the outermost trench isolating layer 10 and the electric field in 5 the other regions. The device breakdown voltage that is the breakdown voltage of the PN junction of the IGBT is not determined by the electric field generated in the bottom edge adjacent region RA3 of the outermost trench isolating layer 10, so that the device breakdown voltage of the IGBT is improved.

Fig. 11 is a cross-sectional view of the IGBT of trench MOS gate 10 structure of a fourth preferred embodiment according to the present invention. Referring to Fig. 11, P type guard ring regions 44 that are as deep as the P well region 41 are formed in a surface region of the N⁻ epitaxial layer 3 which extends outwardly of the P well region 41 (a region extending in the direction in which the P well regions 4 are absent). Reference numeral 11 designates an 15 N⁺ diffusion region serving as a channel stopper, and 12 designates an insulating film. The other arrangements of the IGBT of the fourth preferred embodiment are identical with those of the IGBT of the first preferred embodiment, and the description thereof will be omitted herein.

Fig. 12 illustrates a potential distribution of the IGBT, in cross section, of 20 the fourth preferred embodiment when the IGBT is off. The P type guard ring regions 44 are made as deep as the P well regions 41, so that a smooth potential distribution is provided between the P well region 41 and the P type guard ring regions 44. Thus the electric field concentration which causes the device breakdown voltage to be lowered is not generated between the P well 25 region 41 and the P type guard ring regions 44.

The IGBT of the second preferred embodiment may provide the same effect as the fourth preferred embodiment by the provision of guard ring regions corresponding to the P type guard ring regions 44 which are as deep as the P well region 42 in a surface region of the N⁻ epitaxial layer 3 which extends 5 outwardly of the P well region 42 (a region extending in the direction in which the P well regions 4 are absent).

Similarly, the IGBT of the third preferred embodiment may provide the same effect as the fourth preferred embodiment by the provision of guard ring regions corresponding to the P type guard ring regions 44 which are as deep as 10 the deeper region of the P well region 43 in a surface region of the N⁻ epitaxial layer 3 which extends outwardly of the P well region 43 (a region extending in the direction in which the P well regions 4 are absent).

Figs. 13 to 23 illustrate a method of fabricating the IGBT of the first preferred embodiment. Figs. 13 to 19 are cross-sectional views and Figs. 20 15 to 23 are plan views. Referring to Figs. 13 to 23, description will be given hereinafter on the method of fabricating the IGBT of the first preferred embodiment.

As shown in Fig. 13, the N epitaxial layer 2 is formed on the P⁺ substrate 1 by epitaxial process, and the N⁻ epitaxial layer 3 is then formed on the N 20 epitaxial layer 2 by epitaxial process.

As shown in Fig. 14, P type impurities such as boron are deposited onto the surface of the N⁻ epitaxial layer 3 to form a P deposition region 45 on the N⁻ epitaxial layer 3. The deposition of P type impurities is carried out by means of ion implantation into the shaded region 21 of Fig. 20. A cross 25 section taken along the line A-A of Fig. 20 corresponds to Fig. 14.

A patterned mask material 31 is formed on part of the P deposition region 45, as shown in Fig. 15. Using the mask material 31 as a mask, P type impurities are deposited again onto the P deposition region 45 to form a P deposition region 46 having a larger amount of impurities than the P deposition region 45. In Fig. 21, there is illustrated a plan structure of the P deposition regions 45 and 46. A cross section taken along the line B-B of Fig. 21 corresponds to Fig. 15.

By adjusting the configuration of the patterned mask material 31, the width WP (Fig. 21) of the P deposition region 46 is set to L1.

10 The P deposition regions 45 and 46 are heat-treated to form a P region 47 having a depth d47 and a P region 48 having a depth d48 ($> d47$) as shown in Fig. 16. Reference numeral 49 designates an oxide film.

15 Then patterning is carried out as shown in Fig. 17 to form a patterned mask material 32. Using the mask material 32 as a mask, N type impurities such as arsenic are selectively deposited onto the surface of the P regions 47 and 48, and are then diffused by heat treatment to form an N⁺ diffusion region 15. Fig. 22 is a plan view of the N⁺ diffusion region 15. A cross section taken along the line C-C of Fig. 22 corresponds to Fig. 17.

20 As shown in Fig. 18, a plurality of trenches 50 are selectively formed which extend from the surface of the N⁺ diffusion region 15 through the P region 47 to the same depth as the P region 48. The outermost trench 50A is adapted to be formed about the boundary between the P regions 47 and 48. As a result, the P regions 47 and 48 are insulated from each other by the trenches 50, so that the P well regions 4 having the depth d47 and the P well region 41 having the width d48 are formed. The N⁺ emitter region is formed in the

surface of each P well region 4, 41.

As shown in Fig. 19, a thin oxide film is formed over the inner peripheral surface of each trench 50. The trenches 50 having the surfaces on which the oxide films are formed are filled with polysilicon to form the gate polysilicon 7. An oxide film is formed on the surface of the gate polysilicon 7 to form the oxide film 6 enclosing the gate polysilicon 7. The trench isolating layers 10 are completed each of which includes the gate polysilicon 7 and the oxide film 6. The emitter electrode 8 is formed over the top surface, and the collector electrode 9 is formed over the bottom surface of the P⁺ substrate 1, so that the IGBT is completed. Fig. 23 is a plan view of the accomplished IGBT. A cross section taken along the line D-D of Fig. 23 corresponds to Fig. 19.

The IGBT of the second preferred embodiment may be fabricated in the same manner. Description will be given hereinafter on the method of fabricating the IGBT of the second preferred embodiment, particularly on differences from the method of fabricating the IGBT of the first preferred embodiment.

The same process steps as those of the method of the first preferred embodiment are carried out until the P deposition region 45 is formed, and the description thereof will be omitted herein.

After the formation of the P deposition region 45, the patterned mask material 31 is formed on part of the P deposition region 45 as shown in Fig. 15. Using the mask material 31 as a mask, P type impurities are deposited again onto the P deposition region 45 to form the P deposition region 46 having a larger amount of impurities than the P deposition region 45.

By adjusting the configuration of the patterned mask material 31, the width WP (Fig. 21) of the P deposition region 46 is set to L2. The P deposition region 46 is formed such that it extends more inwardly than the deposition region 46 of the first preferred embodiment.

5 Subsequently the same process steps as those of the method of the first preferred embodiment are carried out until the N⁺ diffusion region 15 is formed, and the description thereof will be omitted herein.

After the formation of the N⁺ diffusion region 15, the plurality of trenches 50 are selectively formed which extend from the surface of the N⁺ diffusion 10 region 15 through the P region 47 such that the outermost trench 50A is buried in the P region 48. As a result, the P regions 47 and 48 are insulated from each other by the trenches 50, so that the P well regions 4 and the P well region 42 covering the outermost trench 50A are formed.

15 The same subsequent process steps as those of the method of the first preferred embodiment are carried out, and the description thereof will be omitted herein.

The IGBT of the third preferred embodiment may be fabricated in the same manner. Description will be given hereinafter on the method of 20 fabricating the IGBT of the third preferred embodiment, particularly on differences from the method of the first preferred embodiment.

The same process steps as those of the method of the first preferred embodiment are carried out until the P deposition region 45 is formed, and the description thereof will be omitted herein.

25 After the formation of the P deposition region 45, the patterned mask material 31 is formed on part of the P deposition region 45 as shown in Fig.

15. Using the mask material 31 as a mask, P type impurities are deposited again onto the P deposition region 45 to form the P deposition region 46 having a larger amount of impurities than the P deposition region 45.

By adjusting the configuration of the patterned mask material 31, the width 5 WP (Fig. 21) of the P deposition region 46 is set to L3. The P deposition region 46 is formed the width of which is shorter than that of the deposition region 46 of the first preferred embodiment.

Subsequently the same process steps as those of the method of the first preferred embodiment are carried out until the N⁺ diffusion region 15 is formed, 10 and the description thereof will be omitted herein.

Then, as shown in Fig. 18, the plurality of trenches 50 are selectively formed which extend from the surface of the N⁺ diffusion region 15 through the P region 47 to the same depth as the P region 48 such that the outermost trench 50A extends through the P region 47 spaced the distance L apart from 15 the P region 48. As a result, the P regions 47 and 48 are insulated from each other by the trenches 50, so that the plurality of P well regions 4 having the depth d47 and the P well region 43 having the depth d47 in the region within the distance L from the outermost trench 50A and having the depth d48 in the region over the distance L therefrom are formed. The N⁺ emitter region 5 is 20 formed in the surface of each P well region 4, 43.

The same subsequent process steps as those of the method of the first preferred embodiment are carried out, and the description thereof will be omitted herein.

The guard ring regions 44 of the IGBT of the fourth preferred embodiment 25 may be formed by forming an overlap region between the P deposition regions

45 and 46 in a guard ring formation region on the N⁻ epitaxial layer 3 and then performing heat treatment.

The first to fourth preferred embodiments disclose the IGBT having the trench MOS gates. The present invention, however, may be applied to an 5 MOSFET having the trench MOS gates wherein an N⁺ substrate 101 is substituted for the P⁺ substrate 1 of the IGBT of the first to fourth preferred embodiments and the N epitaxial layer 2 is absent, as shown in Fig. 29.

Fig. 24 illustrates a basic structure of the present invention. The present 10 invention is applicable to any semiconductor device structured such that a PN junction formed by a first semiconductor layer 131 of a first conductivity type and a second semiconductor layer 132 of a second conductivity type is separated from each other by isolating layers 133 of trench structure.

While the invention has been shown and described in detail, the foregoing 15 description is in all aspects illustrative and not restrictive. It is therefore understood that numerous modifications and variations can be devised without departing from the scope of the invention.

WHAT IS CLAIMED IS:

1. A semiconductor device comprising:
 - a first semiconductor layer of a first conductivity type having first and second major surfaces;
 - a second semiconductor layer of a second conductivity type formed on said first major surface of said first semiconductor layer; and
 - a plurality of spaced isolating layers each selectively formed through said second semiconductor layer and having the same depth,
- 10 said plurality of isolating layers separating said second semiconductor layer into a plurality of divided semiconductor regions insulated from each other, said plurality of divided semiconductor regions including an outermost divided semiconductor region located outermost thereof, said outermost divided semiconductor region being deeper than the other divided semiconductor regions.
- 15 2. The semiconductor device of claim 1, wherein
a main breakdown voltage is maintained at an interface between said first and second semiconductor layers.
- 20 3. The semiconductor device of claim 2, wherein
the depth of said outermost divided semiconductor region is equal to that of said plurality of isolating layers.
- 25 4. The semiconductor device of claim 2, wherein
the depth of said outermost divided semiconductor region is less than that

of said plurality of isolating layers.

5. The semiconductor device of claim 2, wherein
the depth of said outermost divided semiconductor region is more than that
5 of said plurality of isolating layers.

6. The semiconductor device of claim 3, wherein
each of said plurality of isolating layers includes:
a control electrode region; and
10 an insulating film formed around said control electrode region for covering
the same,

said semiconductor device further comprising:
a first semiconductor region of said first conductivity type formed in a
surface of each of said plurality of divided semiconductor regions;
15 a third semiconductor layer of said second conductivity type formed on
said second major surface of said first semiconductor layer;
a first electrode formed on said first semiconductor regions and said
divided semiconductor regions; and
a second electrode formed on said third semiconductor layer.

20
7. The semiconductor device of claim 3, wherein
each of said plurality of isolating layers includes:
a control electrode region; and
an insulating film formed around said control electrode layer for covering
25 the same,

said semiconductor device further comprising:

a first semiconductor region of said first conductivity type formed in a surface of each of said plurality of divided semiconductor regions;

5 a third semiconductor layer of said first conductivity type formed on said second major surface of said first semiconductor layer, the impurity concentration of said third semiconductor layer being higher than that of said first semiconductor layer;

a first electrode formed on said first semiconductor regions and said divided semiconductor regions; and

10 a second electrode formed on said third semiconductor layer.

8. The semiconductor device of claim 6, further comprising:

a second semiconductor region of said second conductivity type formed in said first major surface of said first semiconductor layer in a region external to 15 said outermost divided semiconductor region, the depth of said second semiconductor region being equal to that of said outermost divided semiconductor region.

9. The semiconductor device of claim 8, wherein

20 said first conductivity type is an N type and said second conductivity type is a P type.

10. A semiconductor device comprising:

a first semiconductor layer of a first conductivity type having first and 25 second major surfaces;

a second semiconductor layer of a second conductivity type formed on said first major surface of said first semiconductor layer; and

5 a plurality of spaced isolating layers having the same depth and including a predetermined outermost isolating layer, said isolating layers being selectively formed such that said predetermined outermost isolating layer does not extend through said second semiconductor layer and the other isolating layers extend through said second semiconductor layer,

10 said plurality of isolating layers except said predetermined outermost isolating layer separating said second semiconductor layer into a plurality of divided semiconductor regions insulated from each other, said plurality of divided semiconductor regions including an outermost divided semiconductor region located outermost thereof, said outermost divided semiconductor region having a depth which does not permit said predetermined outermost isolating layer provided therein to extend therethrough.

15

11. The semiconductor device of claim 10, further comprising:

20 a second semiconductor region of said second conductivity type formed in said first major surface of said first semiconductor layer in a region external to said outermost divided semiconductor region, the depth of said second semiconductor region being equal to that of said outermost divided semiconductor region.

12. A semiconductor device comprising:

25 a first semiconductor layer of a first conductivity type having first and second major surfaces;

a second semiconductor layer of a second conductivity type formed on said first major surface of said first semiconductor layer; and

5 a plurality of spaced isolating layers each selectively formed through said second semiconductor layer and having the same depth, said plurality of isolating layers being spaced a first distance apart from each other and separating said second semiconductor layer into a plurality of divided semiconductor regions insulated from each other,

10 said plurality of divided semiconductor regions including an outermost divided semiconductor region located outermost thereof, said plurality of isolating layers including an outermost isolating layer adjacent to said outermost divided semiconductor region, said outermost divided semiconductor region including a first region extending outwardly from a position spaced a second distance apart from said outermost isolating layer, said second distance being shorter than said first distance, said first region of said outermost divided semiconductor region 15 being deeper than the other divided semiconductor regions.

13. The semiconductor device of claim 12, wherein

the other divided semiconductor regions have the same depth.

20 14. The semiconductor device of claim 13, wherein

25 said outermost divided semiconductor region further includes a second region extending inwardly from the position spaced said second distance apart from said outermost isolating layer, and the depth of said first region of said outermost divided semiconductor region is equal to that of said isolating layers, and the depth of said second region of said outermost divided semiconductor

region is equal to that of the other divided semiconductor regions.

15. The semiconductor device of claim 14, further comprising:

a second semiconductor region of said second conductivity type formed in
5 said first major surface of said first semiconductor layer in a region external to
said outermost divided semiconductor region, the depth of said second
semiconductor region being equal to that of said first region of said outermost
divided semiconductor region.

10 16. A method of fabricating a semiconductor device, comprising the steps
of:

(a) providing a first semiconductor layer of a first conductivity type having
first and second major surfaces;

15 (b) forming a second semiconductor layer of a second conductivity type on
said first major surface of said first semiconductor layer, said second
semiconductor layer including a first internal partial region having a first depth
and a second partial region external to said first partial region having a second
depth, said second depth being more than said first depth; and

20 (c) selectively forming a plurality of spaced isolating layers through said
second semiconductor layer, said plurality of isolating layers having the same
depth and separating said second semiconductor layer into a plurality of divided
semiconductor regions insulated from each other, said plurality of divided
semiconductor regions including an outermost divided semiconductor region
located outermost thereof, the depth of said outermost divided semiconductor
25 region being set to said second depth, the depth of the other divided

semiconductor regions being set to said first depth.

17. The method of claim 16, wherein

said second depth is equal to the depth of said isolating layers.

5

18. The method of claim 16, wherein

said second depth is less than the depth of said isolating layers.

10

19. The method of claim 16, wherein

said second depth is more than the depth of said isolating layers.

15

20. The method of claim 17,

wherein said step (a) includes the steps of:

(a-1) providing a semiconductor substrate of said second conductivity type

having first and second major surfaces; and

(a-2) forming said first semiconductor layer on said first major surface of said semiconductor substrate,

wherein said step (b) includes the step of:

(b-1) selectively introducing an impurity of said second conductivity type

20 with different impurity concentrations into said first major surface of said first semiconductor layer and then performing heat treatment to form said second semiconductor layer such that said first partial region is of said first depth and said second partial region is of said second depth, and

wherein said step (c) includes the steps of:

25 (c-1) selectively forming a plurality of trenches serving as said plurality

of isolating layers through said second semiconductor layer, said plurality of trenches having the same depth and separating said second semiconductor layer into said plurality of divided semiconductor regions insulated from each other, the depth of said outermost divided semiconductor region being set to said 5 second depth, the depth of the other divided semiconductor regions being set to said first depth;

(c-2) forming an insulating film on an inner surface of each of said plurality of trenches; and

(c-3) filling with conductive material each of said plurality of trenches 10 having the inner surface on which said insulating film is formed to form a conductive layer.

21. The method of claim 20, wherein

said step (b-1) includes the steps of:

15 (b-1-1) selectively depositing the impurity of said second conductivity type onto said first major surface of said first semiconductor layer to form a first deposition region;

(b-1-2) depositing the impurity of said second conductivity type onto said first major surface of said first semiconductor layer to form a second deposition 20 region in overlapping relation to said first deposition region; and

(b-1-3) performing the heat treatment on said first and second deposition regions to form said second semiconductor layer such that said first partial region corresponding to part of said first deposition region which does not overlap said second deposition region is of said first depth and said second 25 partial region corresponding to part of said first deposition region which overlaps

said second deposition region is of said second depth.

22. The method of claim 21, wherein

said insulating film is an oxide film, and said conductive material is
5 polysilicon.

23. The method of claim 22, further comprising the step of:

(d) forming a third semiconductor layer of said first conductivity type in
a surface of said second semiconductor layer after said step (b),
10 said step (c-1) including the step of
selectively forming said plurality of trenches through said second and third
semiconductor layers, said plurality of trenches having the same depth and
separating said second semiconductor layer into said plurality of divided
semiconductor regions insulated from each other, the depth of said outermost
15 divided semiconductor region being set to said second depth, the depth of the
other divided semiconductor regions being set to said first depth, said third
semiconductor layer being separated into a plurality of first semiconductor
regions formed in said divided semiconductor regions, respectively,
20 (e) forming a first electrode on said first semiconductor regions and said
divided semiconductor regions; and
(f) forming a second electrode on said second major surface of said
semiconductor substrate.

24. A method of fabricating a semiconductor device, comprising the steps
25 of:

providing a first semiconductor layer of a first conductivity type having first and second major surfaces;

5 forming a second semiconductor layer of a second conductivity type on said first major surface of said first semiconductor layer, said second semiconductor layer including a first internal partial region having a first depth and a second partial region external to said first partial region having a second depth, said second depth being more than said first depth; and

10 selectively forming a plurality of spaced isolating layers having the same depth such that some of said isolating layers extend through said first partial region of said second semiconductor layer and the others do not extend through said second partial region thereof, said isolating layers extending through said first partial region separating said second semiconductor layer into a plurality of divided semiconductor regions insulated from each other.

15 25. A method of fabricating a semiconductor device, comprising the steps of:

providing a first semiconductor layer of a first conductivity type having first and second major surfaces;

20 forming a second semiconductor layer of a second conductivity type on said first major surface of said first semiconductor layer, said second semiconductor layer including a first internal partial region having a first depth and a second partial region external to said first partial region having a second depth, said second depth being more than said first depth; and

25 selectively forming a plurality of spaced isolating layers of the same depth through said second semiconductor layer, said plurality of isolating layers being

spaced a first distance apart from each other, said plurality of isolating layers separating said second semiconductor layer into a plurality of divided semiconductor regions insulated from each other, said plurality of divided semiconductor regions including an outermost divided semiconductor region 5 located outermost thereof, said plurality of isolating layers including an outermost isolating layer adjacent to said outermost divided semiconductor region, said outermost divided semiconductor region including a first region extending outwardly from a position spaced a second distance apart from said outermost isolating layer and a second region extending inwardly therefrom, said 10 second distance being shorter than said first distance, said first region of said outermost divided semiconductor region being of said second depth, said second region of said outermost divided semiconductor region being of said first depth.

26. The method of claim 25, wherein
15 said plurality of divided semiconductor regions except said outermost divided semiconductor region are of said first depth.

27. The method of claim 26, wherein
said second depth is equal to the depth of said isolating layers.

28. A method of making a semiconductor device substantially as herein described with reference to Figures 13 to 23 of the accompanying drawings.

29. A semiconductor device substantially as herein described with reference to Figures 1 to 6, Figures 7 and 8, Figures 9 and 10, or Figures 11 and 12 of the accompanying drawings.

Relevant Technical Fields

(i) UK Cl (Ed.1) HIK (KAAK, KGCC, KGCW, KGP, KKA)
(ii) Int Cl (Ed.5) H01L

Search Examiner
W A MORRIS

Date of completion of Search
11 OCTOBER 1993

Databases (see below)

(i) UK Patent Office collections of GB, EP, WO and US patent specifications.

(ii)

Documents considered relevant
following a search in respect of
Claims :-
1-29

Categories of documents

X: Document indicating lack of novelty or of inventive step.

P: Document published on or after the declared priority date but before the filing date of the present application.

Y: Document indicating lack of inventive step if combined with
one or more other documents of the same category.

E: Patent document published on or after, but with priority date earlier than, the filing date of the present application.

A: Document indicating technological background and/or state of
the art.

&: Member of the same patent family; corresponding document.

Category	Identity of document and relevant passages	Relevant to claim(s)
	None	

Databases: The UK Patent Office database comprises classified collections of GB, EP, WO and US patent specifications as outlined periodically in the Official Journal (Patents). The on-line databases considered for search are also listed periodically in the Official Journal (Patents).